Image from Google Jackets

Normal view MARC view ISBD view

Practical transistor circuit desing & analysis

By:

Williams, Gerald E

Material type: Text

Text

TextPublication details: New Delhi Tata mc graw hill 1979Description: 490DDC classification:

621.31958 WIL

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Books	Meerabai DSEU Maharani Bagh Campus	621.31958 WIL (Browse shelf(Opens below))	Available		MBI-16247

There are no comments on this title.

to post a comment.

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Share

Delhi Skill and Entrepreneurship University (DSEU)

DSEU Dwarka Campus (formerly known as Integrated Institute of Technology), Sector 9, Dwarka, New Delhi- 110077

Web: https://dseu.ac.in | Email : director-IIT@dseu.ac.in | Phone: 011-25080585

Visitor Counter:

Visitor counter

Implemented & Customized by: BestBookBuddies

Powered by Koha