Normal view MARC view ISBD view

Computer Architecture Pipelined and parallel processor design

Flynn, Michael J.

Computer Architecture Pipelined and parallel processor design - New Delhi Narosa 2013 - 788

Dewey Class. No.: 004.22 / FLY

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Delhi Skill and Entrepreneurship University (DSEU)

DSEU Dwarka Campus (formerly known as Integrated Institute of Technology), Sector 9, Dwarka, New Delhi- 110077

Web: https://dseu.ac.in | Email : director-IIT@dseu.ac.in | Phone: 011-25080585

Visitor Counter:

Visitor counter

Implemented & Customized by: BestBookBuddies

Powered by Koha